 |
 |
 |
 |
Home
Product Map
Product Examples
TCAD
Process Simulation
Device Simulation
Stress Simulation
Interactive Tools
Virtual Wafer Fab
TCAD Videos
Analog / AMS / RF
Custom IC CAD
Interconnect Modeling
Digital CAD
Downloads & Support
Licensing
Overview
TCAD Unlimited
Universal Tokens
Token Card
TCAD Omni
Term-Based
Perpetual
EDA Academic Suite
PDK Design Flows
Overview
Available PDKs
Foundry Partners
Quality and Testing
Maintainability
PDK Development Services
Documentation & Training
Migration to Silvaco PDKs
Technical Library
Services
Overview
TCAD Services
SPICE Modeling
Parasitic Extraction
PDK Development
Cell Libraries and Blocks
University Program
Government Programs
Locations/Contact Us
Corporate
VWF Examples
- vwfex01 : Stress in MOSFET with embedded SiGe layer
- vwfex02 : VT optimization using a Doe approach
- vwfex03 : VT optimization using an Optimization approach
- vwfex04 : Back End Capacitance optimization
- vwfex05 : Inductance Response Surface Model (RSM)
- vwfex06 : User defined Inductor spice model parameters extraction
- vwfex07 : Spice corner analysis
- vwfex08 : TFT spice model parameter extraction
- vwfex09 : Organic Solar cell optimization
- vwfex10 : Inductance Q factor optimization using GA algorithm
- vwfex11 : Inductance Q factor optimization using LM algorithm
- vwfex12 : Defining ATLAS split in VWF
- vwfex13 : Defining DEVEDIT split in VWF
Rev. 101310
Download TCAD Examples
Includes a complete set of the latest files for all TCAD Examples.
Includes a complete set of the latest files for all TCAD Examples.
Copyright © 1984 -
SILVACO, Inc. -
Trademarks - Privacy Policy