DOWNLOADS
|
CONTACT US
Home
Product Map
Product Examples
TCAD
Process Simulation
3D
VICTORY Process
VICTORY Cell
2D
ATHENA
SSuprem4
MC Implant
Elite
MC Deposit/Etch
Optolith
1D
ATHENA 1D
Device Simulation
3D
VICTORY Device
Device3D
Giga3D
MixedMode3D
Quantum3D
Luminous3D
TFT3D
LED3D
Magnetic3D
Thermal3D
2D
ATLAS
S-Pisces
Blaze
Giga
MixedMode
Quantum
Luminous
TFT
LED
Organic Display
Organic Solar
Laser
VCSEL
Noise
Ferro
Magnetic
Mercury
MC Device
Stress Simulation
VICTORY Stress
Interactive Tools
Overview
DeckBuild
MaskViews
DevEdit
TonyPlot
TonyPlot3D
Virtual Wafer Fab
TCAD Videos
Analog / AMS / RF
Overview
Gateway
SmartSpice
Verilog-A Language
SmartSpiceRF
Harmony
UTMOST III
UTMOST IV
SPAYN
Custom IC CAD
Overview
Expert
Guardian
HIPEX
ClarityRLC
Interconnect Modeling
Overview
EXACT
QUEST
CLEVER
STELLAR
Digital CAD
Overview
SILOS
HyperFault
AccuCell
AccuCore
CatalystAD
CatalystDA
Spider
Downloads & Support
Download & Support
Supported Platforms
Licensing
Overview
TCAD Unlimited
Universal Tokens
Token Card
TCAD Omni
Term-Based
Perpetual
EDA Academic Suite
PDK Design Flows
Overview
Available PDKs
Foundry Partners
Quality and Testing
Maintainability
PDK Development Services
Documentation & Training
Migration to Silvaco PDKs
Technical Library
EDA Publications
TCAD Publications
Video Library
Services
Overview
TCAD Services
SPICE Modeling
Parasitic Extraction
PDK Development
Cell Libraries and Blocks
University Program
Government Programs
Locations/Contact Us
Corporate
About Us
News
Management
Partners
Careers
Conferences
Advertisements
Workshops
Examples
Accucell Examples
001_cell : AccuCell Configuration Files
002_cell : Automatic Configuration From a Liberty File
003_cell : Controlling SPICE simulations
004_cell : Re-Use, Multi-Threading and SUN Grid Engine(SGE)
005_cell : Optimal Slopes and Loads
006_cell : NLPM Power and Leakage Characterization
007_cell : CCS Timing Characterization
008_cell : Setup/Hold Characterization
009_cell : Minimum Pulse Width Characterization
010_cell : Integrated Clock Gating Cell Characterization
011_cell : Verilog Simulation Models
012_cell : AccuCell QA and Audit Options and Methods
013_cell : ONE_HOT Reduced Vector Sets for Wide MUX Cells
014_cell : Cells with Unbuffered Passgate Inputs
015_cell : Tristate Cells
016_cell : Bi-directional I/O Pads
017_cell : Level shifters
018_cell : Characterization with Multiple Clocks
019_cell : Use of ONE_HOT with Differential Input Cells
020_cell : .tbl Table File Basics
021_cell : Setup/Hold Induced CLK-to-Q Degradation
022_cell : Recovery/Removal Characterization
023_cell : Scan Enable Flip-Flop Characterization
024_cell : Spectre Netlist and Model Support
025_cell : RS Latch Characterization
026_cell : ACTIVE DRIVER Characterization
027_cell : 3D Timing for Sequential Cells with Dependent Outputs
Rev. 29311
Additional Info:
Quick Start Guide
(PDF)
Application Notes
Presentation Materials
Training Materials
Download AccuCell Examples
Includes a complete set of the latest files for
all
AccuCell Examples.
Copyright © 1984 - SILVACO, Inc. -
Trademarks
-
Privacy Policy