DOWNLOADS | CONTACT US
USA Japan China Korea
TCAD
Analog / AMS / RF
Custom IC CAD
Interconnect Modeling
Digital CAD
Downloads & Support
Licensing
PDK Design Flows
Technical Library
Services
Corporate

Parasitic Layout Extraction Software Developer

Location(s)

Santa Clara, CA

Description

Develop mathematical models and software for fast and accurate extraction of parasitic resistances/ capacitances/ inductances from very large hierarchical layouts. Develop optimal partition of large multi-layered nets, rapid construction of resistive networks, and accurate resistance calculation of irregular shapes.

Requirements

Must have:

  • MS or PhD in CS or mathematics
  • Minimum 3 years of hands-on software development in Parasitic Extraction
  • Knowledge of computational geometry
  • Proficiency in C and C++ on Unix, Linux and Windows

Preferred additional skills:

  • Experience with EM Field Solvers and timing delay calculation

Apply

Please quote ref. SW-PSLE-CA when applying

By Email: jobs@silvaco.com

SILVACO is an Equal Opportunity Employer

Copyright © 1984 - SILVACO, Inc. - Trademarks - Privacy Policy